I. INTRODUCTION
It is now common for neuroscientists and clinicians to observe the behavior of diverse signals as part of their research, and this has motivated the development of lownoise, low-power neural recording systems [1] [2] [3] [4] . Since most neurological and behavioral disorders can be observed by brain activity, brain computer interfaces (BCIs) have been developed for the acquisition of neural signals by electroencephalography (EEG) signals [5] . Along with BCIs, various measurement methods to predict EEG signals have been researched [6] [7] [8] [9] [10] . BCIs can allow patients who have movement disorders to control external devices directly through neural signals from a brain. Deep brain stimulation (DBS) is a related technology that can be used to treat neurological disorders such as Parkinson's disease [11] [12] [13] , depression [14] , and epilepsy [15, 16] . An open-loop DBS system is relatively easy to configure, and is a preferred approach when patients have to undergo repeated surgery.
However, an open-loop system cannot respond to changes in a patient's condition. A closed-loop DBS system [16] [17] [18] monitors brain activities and delivers a modified stimulation. There are three main advantages of a closed-loop DBS: 1) it provides stimulation tailored to each patient; 2) extends the period between surgeries; 3) produces the minimum current necessary to reduce symptoms and therefore reduces the side effects that can result from an overstimulation.
A closed-loop DBS system needs feedback to control stimulation, and this is provided by a neural recording system. The action potential (AP), local field potential (LFP), and fast ripple (FR) signals produced by the brain are possible candidates for the feedback indicators [17, 19] . AP signals are typically in a frequency range of 100 Hz to 10 kHz, with amplitudes in the range 50 mV to 1 mV [20] . LFP signals have a very low frequency range of 1 Hz to 100 Hz, with similar amplitudes to AP signals [20] . FR signals, which are observed in the hippocampal area of epileptic patients, mainly exhibit frequencies of 250 Hz to 500 Hz, with an amplitude range of 30 mV to 1.5 mV [21] . AP signals have the advantage of providing information, which assists in positioning the stimulation electrodes at the correct site [19] .
Neural signals generally have extremely small amplitudes, from a few mV to a few mV. Moreover, background noise at the recording site is typically in the range of 5 mV rms to 10 mV rms [22] . Therefore, an analog front-end (AFE) of a neural recording system needs to have an input-referred noise (IRN) of no more than a few mV rms [17, 19, 23] . In addition, a neural recording system cannot use much power, because heat dissipation must be restricted to avoid necrosis in cellular tissue. Thus, an implantable system can only draw a few hundred mW [24, 25] . An electrode is another important requisite for recording a neural signal. A flexible flat-plate LCP probe, which is reliable and biocompatible, was implemented and demonstrated with a neural recording system [26] .
In this paper, we present an integrated 4×32-channel neural recording system for DBS systems. The whole system is verified by recording a neural spike in in-vivo test on the primary somatosensory cortex of a rat. The neural recording system and electrodes are connected with a 128-channel coaxial cable, which is shielded with ground. The cable provides the test environment to be improved at the aspect of noise issue. The neural recording system includes four 32-channel neural recording ICs, Xilinx XC95144XL-10TQG100C complex programmable logic devices (CPLDs), a Microchip PIC32MX795F128L micro controller unit (MCU) with USB interface, and a PC. The 32-channel neural recording IC is implemented in 0.18 mm CMOS technology and includes AFEs and an analog-to-digital converter (ADC). The AFE has an IRN of 10.2 mV rms over a 10-kHz bandwidth and the ADC achieves a signalto-noise and distortion ratio (SNDR) of 50.63 dB at a sampling-rate of 2.5 MS/s. A high sampling-rate is appropriate for multi-channel system. The USB interface, which provides the high-speed serial link, is used to transmit the digitized neural signals of the neural recording ICs to the PC. The rest of the paper is organized as follows: Section II describes the overall architecture of the system and the details of the 32-channel neural recording IC. Section III discusses experimental results obtained from an implementation, and Section IV concludes the paper.
II. SYSTEM ARCHITECTURE
The overall architecture of our system is shown in Fig. 2 shows a simplified block diagram of the 32-channel neural recording IC, which consists of 32 channels of AFEs, a 32-to-1 analog multiplexer, and the ADC. Each AFE is composed of a low-noise amplifier (LNA) and a programmable-gain amplifier (PGA). The PGA sets the input range of the ADC, to 500 mV pp . The ADC digitizes the amplified signal to 10-bit.
The AFE is designed with target pass-band gain and bandwidth over 40 dB, and 45 Hz to 10 kHz. The bandwidth of the AFE is tunable, allowing them to acquire LFP signals with frequencies below 100 Hz.
To achieve the dynamic range up to 60 dB, the ADC requires at least 10-bit resolution [27] . In our case, a single 10-bit, 2.5-MS/s cyclic ADC converts 32 neural signals from the AFEs to digitized ones. A required minimum sampling-rate of the ADC is 640 kS/s to handle 32 neural signals with 10-kHz bandwidth. Nevertheless, we used a sampling-rate of 2.5 MS/s considering a further system, which is capable of covering 128 neural signals with all frequencies of interest.
Analog Front-End
Since neural signals have extremely small amplitudes, design of an AFE is the most challenging task in constructing a neural recording system. Recent designs of AFE have achieved very low IRN value of 1 mV rms to 3 mV rms [25, 28] , but this requires an undesirable amount of power and area. Furthermore, such a low IRN is unnecessary in the context of the thermal noise and biological noise experienced at typical recording bandwidths of 450 Hz to 5 kHz: the average thermal noise from an electrode and the biological noise resulting from the activity of surrounding neurons are around 6.2 mV rms and 10.2 mV rms respectively [29] . Thus, a reasonable estimate of total average noise is 11.9 mV rms , and so 10 mV rms is a reasonable specification for the IRN of an AFE in a neural recording system.
A block diagram of the LNA is shown in Fig. 3(a) . The LNA has a conventional capacitor feedback topology [25] , which has an effective way to obtain a low IRN. The mid-band gain of the LNA is determined by the ratio of the input capacitance to the feedback capacitance C I /C F : we set C I = 10 pF and C F = 25 fF. The LNA requires a low high-pass cutoff frequency to eliminate the DC offset introduced by the electrode tissue interface. A suitable high-pass cutoff frequency can be obtained by the introduction of the PMOS pseudo-resistors, M 1 , M 2 , M 3 , and M 4 , which achieve a high resistance R X of 10 12 Ω to 10 14 Ω with a small area. The high-pass cutoff frequency f H and the low-pass cutoff frequency f L of the LNA can be expressed as follows:
where
G m is the transconductance of the operational transconductance amplifier (OTA) within the LNA, C L is the capacitance of the output load of the LNA, C P is the parasitic capacitance at the input to the LNA, and C X is the parasitic capacitance of the PMOS pseudo-resistors. The high-pass cutoff frequency of the LNA is tunable by adjusting R X . As the common-gate voltage V CON of the PMOS pseudo-resistors increases, the high-pass cutoff frequency of the LNA decreases. The loop gain of the LNA, T(s) is derived by solving the KCL nodal equation, which can be expressed as:
Assuming that a DC loop gain is sufficiently large, the transfer function of the LNA, H(s) can be approximated as follows:
The noise that comes from the PGA is divided by the gain of the LNA, and thus we can assume that noise from the LNA itself dominates the IRN of the AFE. Considering thermal noise alone, the IRN power-spectral density (PSD) of the LNA can be expressed as follows:
where k is Boltzmann's constant and T is the absolute temperature. This tells that the IRN of the LNA is inversely proportional to the transconductance g M1 of its input transistor, as shown in Fig. 3(b) . Considering the results, increasing the width of this transistor reduces the IRN, at the expense of additional power and area. Therefore, we size M 1 to achieve an appropriate compromises between noise and power, W/L = 200, and set a bias current to 2 mA. The noise efficiency factor (NEF) [30] expresses a tradeoff between noise and power: 
where V ni,rms is the input-referred RMS noise voltage, I tot is the total supply current, U T is the thermal voltage, and BW is the bandwidth, which is -3 dB. Fig. 3(c) shows a block diagram of the PGA, which is designed with a flip-over-capacitor [31] . The mid-band gain of the PGA can be adjusted to 7, 10, 15, or 20 dB. The switch pairs S 1 and S 1B , S 2 and S 2B are complementary. The bandwidth of the PGA is designed to cover the full range of the LNA, from 10 Hz to 30 kHz.
Analog-to-digital Converter
As CMOS technology scales down, designing the analog circuits in ADCs has become more difficult, especially with high-gain operational amplifiers (opamps) [32] . Several techniques have been developed to address this problem, such as correlated level shifting [33] , open-loop residue amplifiers [34] , gain calibration [35] , and comparator-based switched-capacitor (CBSC) technique [36] . The particular advantage of the CBSC technique is that it replaces an opamp with a comparator, which reduces the design complexity and power consumption of an ADC. It is especially well suited to a cyclic ADC, which only uses a single gain stage and performs conversions cyclically. A cyclic ADC offers a combination of high-resolution, low power consumption, and small chip area that is suitable for a neural recording IC. Its main disadvantage is the length of conversion cycles. However, by boosting the preset voltage, we can improve the conversion rate without increasing the power consumption.
During the sampling phase (Φ 1 ), as shown in Fig. 4 , the input voltage is sampled to the capacitors C 1 and C 2 , which acquire a total charge and can be expressed as follows:
Fig . 5 shows the conventional CBSC gain stage and its transient response. The gain stage operates with a preset phase (P) followed by a charge transfer phase (E). During the preset phase, the sampling switch is closed to reset the load capacitance.
The initial value of the summing node voltage V X0 can be expressed as follows:
The time required to complete the charge transfer depends on V X0 . To ensure the correct operation, all the charge must be transferred during the charge transfer phase. In our case, this is achieved by the boosted preset voltage scheme shown in Fig. 6(a) . When the preset voltage V preset is applied at the output node, initial value of the summing node voltage V X0 can be expressed as follows: complete the charge transfer. A block diagram of the cyclic ADC is shown in Fig. 7 . The implemented ADC consists of two multiplying DACs (MDACs), two 1.5-bit sub-ADCs (SADCs), a digital correction logic, and a clock signal generator. An extra set of MDAC and SADC stages is substituted for the sample-and-hold amplifier (SHA) used in a conventional cyclic ADC. This doubles conversion speed and eliminates the noise that would otherwise be contributed by the SHA. The CBSC technique is implemented using a single comparator and current sources to support two MDACs. The main issues in the CBSC stage are the voltage offset and nonlinearity; these effects are proportional to the charging current, which produces an overshoot voltage. This is reduced by the use of coarse and fine charge transfer phases shown in Fig. 8(a) . During the coarse charge transfer phase (E 1 ), the output voltage V O and virtual ground condition are quickly estimated. When the comparator makes its decision, the current source I 1 turns off. However, the output voltage V O and the summing-node voltage V X0 overshoot their correct values, as shown in Fig. 8(b) . The fine charge transfer phase (E 2 ) then begins, and the values are corrected by a current flowing in the opposite direction, provided by a second current source I 2 .
III. MEASUREMENT RESULTS
We implemented a 4×32-channel neural recording system, which is integrated by stacking boards. This structure gives short wire lines to be connected and provides a compact volume. Fig. 9 shows a die photograph of the 32-channel neural recording IC, which is one of the key components of our system. The neural recording IC is fabricated in 0.18 mm CMOS process with one poly silicon and six metal layers. The area of the 32 channels of the AFEs and the ADC are 4.55 mm 2 and 0.146 mm 2 respectively. 
Neural Recording IC Characteristics
The performance of our 32-channel neural recording IC is verified with an Agilent 35670A dynamic signal analyzer and a Tektronix TLA6202 logic analyzer. Measuring a single channel is valid for verifying our 32-channel neural recording IC because all channels are designed to have same characteristics. An input sine wave with an amplitude of 1 mV pp and a frequency of 1 kHz is used for the AFE. Fig. 10 shows how the transfer function of the AFE changes as the gain of the PGA varies. When the gain of the PGA is set to 7 dB, the mid-band gain of the AFE achieves 54.5 dB, and the high-pass and low-pass cutoff frequencies are 35.3 Hz and 5.8 kHz respectively. Fig. 11 shows how the transfer function of the AFE changes as the high-pass cutoff frequency varies. The high-pass cutoff frequency varies from 18.6 Hz to 154.7 Hz as V CON of the LNA decreases from 925 mV to 850 mV. Fig. 12 shows the IRN spectrum of the AFE, which is measured by dividing the output-referred noise (ORN) spectrum of the AFE by its gain. It is recommended to measure the ORN with dividing the frequency ranges in order to obtain accurate data values. Since the resolutions between the gain of the AFE and the ORN are different, we interpolated the lacking data of the AFE by using a curve fitting tool in MATLAB. The IRN and NEF of the AFE are found to be 10.2 mV rms and 10.3 respectively. Fig. 13 shows the measured output spectrum of the ADC with a 10-kHz sine wave and sampling-rate of 2.5 MS/s. The SNDR and the spurious-free dynamic range (SFDR) are found to be 50.63 dB and 63.88 dB respectively. The output data of a single channel that consists of the AFE and the ADC are successively transferred to the PC through the high-speed serial link. The power consumption per channel is 62.5 mW.
In-vivo Test
Our implemented 4×32-channel neural recording system is also validated in in-vivo recording of the primary somatosensory cortex of a rat. Commercial electrodes are coupled to our system. Since in-vivo test is vulnerable to external electrical noise, the experiment is proceeded inside a Faraday cage, as shown in Fig. 14. A 128-channel coaxial cable is employed to connect and share the ground between the electrode and our system. The specification of the cable covers multi micro-coaxial cable for medical equipment. Each channel of the cable is shielded with ground to suppress an external noise and a coupling effect.
A stimulus is applied to the rat's whisker area. The recorded neural spike, which is obtained by our implemented system is shown in Fig. 15 . The occurrence of a neural spike between 20.41 sec and 20.42 sec is clearly recorded. Table 1 compares the characteristics of our system with several other neural recording systems that have a similar recording bandwidth. Our system achieves superior resolution, SNDR, and sampling-rate. In addition, our system contains 4×32-channel and therefore has advantage over the others in terms of acquiring meaningful data.
IV. CONCLUSIONS
We have presented a 4×32-channel neural recording system that acquires neural signals, and validated in invivo test on the primary somatosensory cortex of a rat. The 128-channel ground-shielded coaxial cable is used in in-vivo test to eliminate the external noise sources. The 32-channel neural recording ICs, which are implemented in 0.18 mm CMOS technology, are used. The AFE of our system has an IRN of 10.2 mV rms . The comparator-based cyclic ADC with boosted preset voltage has achieved high-resolution, low power consumption, and high conversion speed. Our neural recording system is designed for use in multi-channel DBS systems.
